

5473/7473 Dual J-K Master-Slave Flip-Flop with Clear

	Schottky TTL			High-Speed TTL			Low-Power Schottky TTL			Standard TTL			Low-Power TTL				
	Device Type	Package		Device Type	Package		Device Type	Package		Device Type	Package		Device Type	Package			
		C	P		C	P		C	P		C	P		C	P	M	
T.I.				SN54H73	J①	W①	SN54LS73	J①	W①	SN5473	J①	W①	SN54L73	J①	N①	T①	
FAIRCHILD				SN74H73	J① N①		SN74LS73	J① N①					SN74L73	J① N①	T①		
MOTOROLA				FM54H73/FM9H73	D①	F①	FM54LS73/FM9LS73	D①	F①								
N.S.C.				FC74H73/FC9H73	D① P①		FC74LS73/FC9LS73	D① P①									
PHILIPS				MC3163	L①	F①				MC5473	L①	F①					
SIGNETICS				MC3063	L① P①	F①	SN74LS73	P①		M07473	L① P①	F①					
SIEMENS				DM54H73	J① N①		DM54LS73	P①		DM5473	J① N①	W①	DM54L73	J① N①	F①		
FUJITSU				DM74H73	J① N①		DM74LS73	P①		DM7473	J① N①	W①	DM74L73	J① N①	F①		
HITACHI																	
MITSUBISHI																	
NEC																	
TOSHIBA																	

Electrical Characteristics SN54LS73/SN74LS73A

absolute maximum ratings over operating free-air temperature range

Supply voltage, V _{CC}	7V	Operating free-air temperature range	SN54LS	-55°C to 125°C
Input voltage	5.5V		SN74LS	0°C to 70°C
				-65°C to 150°C


recommended operating conditions

	SN54LS73A			SN74LS73A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}		-400			-400		μA
Low-level output current, I _{OL}		4			8		mA
Pulse width, t _w	Clock high	20		Preset or clear low	25		nS
	Preset or clear high	25		High-level data	20	25	
Input setup time, t _{su}	High-level data	20		Low-level data	20	20	nS
Input hold time, t _{sh}	0.1				5.1		nS
Operating free-air temperature, T _A	-55	125	0		70		°C

electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage	-2		0	V
V _{IL}	Low-level input voltage		0.8		V
V _I	Input clamp voltage	V _{CC} =MIN, V _I =-18mA		-1.5	V
V _{OH}	High-level output voltage	V _{CC} =MIN, V _{IH} =2V, V _{IL} =0.8V, I _{OH} =MAX	2.7	3.4	V
V _{OL}	Low-level output voltage	V _{CC} =MIN, V _{IH} =2V, V _{IL} =0.8V, I _{OL} =4mA	0.25	0.4	V
I _I	Input current at maximum input voltage	D, J, K, Clear, Preset, Clock		0.1 0.3 0.3 0.4	mA
I _{IH}	High-level input current	D, J, K, Clear, Preset, Clock	V _{CC} =MAX, V _I =2.7V	20 60 60 80	μA
I _{IL}	Low-level input current	D, J, K, Clear, Preset, Clock	V _{CC} =MAX, V _I =0.4V	-0.4 -0.8 -0.8 -0.8	mA
I _{OS}	Short-circuit output current	Series 54LS	V _{CC} =MAX	-20 -20	mA
I _{CC}	Supply current (Average per flip-flop)	V _{CC} =MAX, See Note 1	4	6	mA
f _{max}	maximum clock frequency	V _{CC} =5V, TA=25°C	30	45	MHz
I _{PLH}	from clear, preset or clock (as appropriate) to Q or Q̄	CL=15pF, RL=2kΩ	15	20	ns
I _{PHL}	from clear, preset or clock (as appropriate) to Q̄ or Q̄̄		15	20	

Pin Assignment (Top View)



Function Tables


'73 H-73, 'L73 (See Note 2)

INPUTS	OUTPUTS
CLEAR	Q
CLOCK	Q̄
J	X X
K	L H
	Q̄ L
	Q̄̄ Ō
	Q̄̄̄ Ō̄
	Q̄̄̄̄ Ō̄̄
	TOGGLE
	Q̄̄̄̄̄ Ō̄̄̄̄

LS73 (See Note 2)

INPUTS	OUTPUTS
CLEAR	Q
CLOCK	Q̄
J	X X
K	L H
	Q̄ L
	Q̄̄ Ō
	Q̄̄̄ Ō̄
	TOGGLE
	Q̄̄̄̄ Ō̄̄

Functional Block Diagrams

NOTES: 1. with all outputs open, I_{CC} is measured with the Q and Q̄ outputs high in turn.

At the time of measurement, the clock input is grounded.

2. H = high level (steady state), L = low level (steady state), X = irrelevant

↓ = transition from high to low level

↑ = high-level pulse; data inputs should be held constant while clock is high;

data is transferred to output on the falling edge of the pulse.

Q̄ = the level of Q before the indicated input conditions were established.

TOGGLE: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V_{CC}=5V, T_A=25°C.

*Not more than one output should be shorted at time.

†t_{PLH} = propagation delay time, low-to-high-level output.†t_{PHL} = propagation delay time, high-to-low-level output.

§ ↑ The arrow indicates the edge of the clock pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.